This work presents a means of causing mechanical uniaxial stress in n-type metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒. The proposed method provided a valuable reference for research into both strained-Si and the temperature effect. In this article, tensile stress is applied parallel or perpendicular to the channel direction at room and high temperature. The shift in the energy levels of strained silicon depends on the direction of uniaxial strain, and changes the average in-plane transport mass. Mobility enhancement approaches that are based on uniaxial strains are now being intensively studied to improve the drive current of metal-oxide-semiconductor field-effect transistors ͑MOS-FETs͒. Longitudinal uniaxial tensile has been extensively employed in the 90 nm n-MOSFET generation by engineering the stress and thickness of the Si nitride-capping film.
Mobility enhancement approaches that are based on uniaxial strains are now being intensively studied to improve the drive current of metal-oxide-semiconductor field-effect transistors ͑MOS-FETs͒. Longitudinal uniaxial tensile has been extensively employed in the 90 nm n-MOSFET generation by engineering the stress and thickness of the Si nitride-capping film. 1 Akemi Hamada et al. applied the four-point-bending method to investigate the mobility characteristics of the inversion layer under uniaxial strains on Si surfaces. [2] [3] [4] However the four-point-bending method cannot investigate uniaxial stress and various temperatures simultaneously, besides, its stress distribution cannot spread uniformly over the rectangular strips cutting from the wafer. 2 This study proposes a method for the investigation of the effects of uniaxial stresses, in a temperature-dependent manner, to MOSFET device characteristics, such as mobility, threshold voltage, and on-current. This simple scheme did not require complicated instruments and generated more homogeneous stresses for elucidating the effects of uniaxial mechanical strains on MOSFET devices.
Experimental and Results
The NMOS transistors were fabricated on industry standard 12 in. Si wafers with a ͑001͒ surface and wafer notch on the ͓110͔ axis. The direction of the current flow for transistors with 45 orientation is along the ͓100͔ axis. Transmission electron micrographs ͑TEMs͒ of 40 nm gate length n-MOSFET are shown in Fig. 1b . The devices were patterned with 193 nm lithography. The standard processes of STI, gate oxide, SiN spacer, source/drain ͑S/D͒ implant, spike anneal, Ni salicide, and Cu interconnect processes were applied. During gate oxide formation, nitride treatment was added. At the end of the process flow, a highly tensile silicon nitride layer was deposited, which covered the source, drain, and gate stack. This capping layer created tensile stresses in the channel area. The gate oxynitride thickness was ϳ1.2 nm and gate polysilicon thickness was ϳ98.5 nm. The sidewall spacer was O/N/O structure. The unstrained devices without a nitride layer were also fabricated. The transport properties of electrons in unstrained and strained Si were studied along the crystallographic ͗100͘ directions in the linear regime. The mechanical stress was applied in parallel or perpendicular direction to the MOSFET current flow. We chose this coordinate system versus one aligned to ͗100͘ axes. Followed are descriptions of the proposed method ͑Fig. 1͒. Square strips were cut from the wafer using the saw procedure. They were abraded from a thickness of 800 to 50 m and then placed on stainless steel foil, then pasted on an aluminum pedestal with a curvature of radius 2, 3, 4, and 5 mm, using adhesive tapes. The adhesive tape is heatproof below 573 K. The surface stress was determined using the relationship, ͑1͒ = t/2R and ͑2͒ = E * , where E is Young's Modulus ͑E = 130 GPa for ͗100͘ silicon orientation͒, t is the total thickness of the flakes, and R is the radius of the aluminum pedestal. The transfer characteristics of the devices were measured using a semiconductor parameter analyzer ͑HP 4156C͒. This work studied the device characteristics at temperatures ranging from 303 to 363 K by imposing external mechanical longitudinal or transverse stress on a Si pedestal. Figure 2 shows the n-MOSFET mobility variations for unstrained device and the devices under tensile stresses ʈ or Ќ , where the subscript ʈ and Ќ refer to the directions parallel and transverse to the current flow in the plane of the n-MOSFETs. In Fig. 2a , the mobility under all three cases decreases as the temperature increases. Since a carrier moving through the crystal is scattered by a vibration of the lattice, we should expect the mobility to decrease as the sample is heated. 5 However, the percentage drops in z E-mail: tcchang@mail.phys.nsysu.edu.tw 
Discussion
The origin of the increase in electron mobility can be explained by considering the sixfold degeneracy in the conduction band. In the on-state, the inversion layers separate the lowest subbands of the twofold ͑energy = E Z1 ,E Z2 ͒ and the fourfold degenerate valleys ͑E X1 , E X2 , E y1 , E y2 ͒ by around 67 meV on the source side of the channel. 6 In the deformation potential theory, the strains are treated quite small. The change in the energy of each subvalley caused by the deformation of the lattice is a linear function of the strain. Bir and Pikus 7 proposed a model of the strain-induced change in the energy of subvalleys in silicon, ignoring the shear strain associated with change in the energy for electrons
where ⌶ d and ⌶ u are the deformation potential constants. Combining the equation of the change in the energy of carrier subvalleys has been proposed by Goroff, 8 the general expression for ⌶ d is −8.6 eV and ⌶ u is 9.5 eV in the DESSIS parameter file. 9 For ͗100͘ channel direction, the longitudinal stresses ʈ parallel to the current flow on ͑100͒ surfaces ͑such as xx 0 but yy = zz = 0, so = xx + xx + zz = xx ͒, the strain shifts E Z1 , E Z2 , E Y1 , E Y2 valleys downward in energy ⌶ d ͑around −10.75 meV for = 1.25E−3͒ and E X1 , E X2 valleys upward in energy ⌶ d + ⌶ u ͑around 1.1 meV for = 1.25E ϫ 10 −3 ͒ as shown in Fig. 3 . As the temperature increases, the inversion-layer electrons are thermally excited to higher-energy subbands E X1 , E X2 or E Y1 , E Y2 . The next valley of the unstrained Si has two in-plane transverse effective masses ͑E X1 , E X2 : 0.91m 0 and E Y1 , E Y2 : 0.19m 0 ͒, 10, 11 whereas that of ʈ just has the lighter conductivity mass ͑E Y1 , E Y2 : 0.19m 0 ͒. The latter has a smaller mean in-plane transport mass than the former, so the percentage in the motilities of the device with ʈ decreases less far than that of flat devices. The stress of the device with Ќ decreases more at higher temperature because the strain shifts the two lower inplane masses ͑E Y1 , E Y2 ͒ upward in energy ⌶ d + ⌶ u . The effective mass eventually becomes larger ͑E X1 , E X2 : 0.91m 0 ͒ than that of the unstrained Si devices. The results in Fig. 2b show that the percentage of electron mobility enhancement by the ʈ stress and reduction by the Ќ stress are almost doubled. The linear variation of electron mobility from tensile stress ʈ is similar to that done by four-point-bending method. 2, 3 These results are consistent with the trend that the uniaxial tensile stress Ќ case has a larger effective transport mass and a lower scattering probability between E X1,X2 and E Y1,Y2 subvalleys than unstrained devices. 9 In the side-induced stressed silicon technique, the mobilities of the MOSFETs of the short channels increase more than that of the long channel.
1 Therefore, the small n-channel transistors of mask gate length 70 nm are measured for comparison. The mobility for the short channel device is extracted from the improvement in the linear current using I D = k͑V GS -V T ͒͑V DS -I D R SD ͒, ͑V DS = 50 mV͒. Because it is difficult to extract exactly L eff for L mask = 70 nm and the thickness of thin gate oxide, we focus on the discussion of linear transconductance G m rather than mobility. The linear transconductance of MOSFET is defined by G m,lin = ͉‫ץ‬I D /‫ץ‬V GS ͉ VDS=0.05 V and the field-effect mobility FE is given by FE = L eff G m,lin / 
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For L mask = 70 nm devices, process-induced stress has a marked improvement in mobilities. Longitudinal uniaxial tensile is introduced into the n-MOSFET by engineering the stress and thickness of the Si nitride-capping layer ͑pressure 1.2 GPa͒. 1 The peak values of Gm values all decrease from 303 to 363 K ͑Fig. 4͒. The mobility of the high tensile film n-MOSFETs falls by 15%, but that of the nontensile film decreases by 22%. The devices with high stress film are just like the ʈ devices, their mobility variation are larger than unstrained devices. These data provide further evidences for the above discussions on uniaxial tensile stress ʈ and effective transport mass.
Conclusion
We have presented a method for researching uniaxial strained Si over a wide range of temperatures. For the devices in which the uniaxial tensile stress is parallel to the ͗100͘ channel direction and separately its width, the change in the mobility of the strained Si differs at high temperature. This phenomenon can be explained by the difference between the changes of band/subband energy induced by uniaxal strain. As a consequence, the total effective transport mass of the device with tensile stress ʈ , is lower than that in the unstrained Si device, i.e., lower than that in the case of Ќ stress.
